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Mobility of the quasi two-dimensional ͑2D͒ electron system in the inversion layer of a bulk silicon metal-oxidesemiconductor-field-effect-transistor ͑MOSFET͒ is defined by the scattering phenomena arising from electron interaction with phonons, Si-SiO 2 interface roughness and Coulomb centers.
1,2 The understanding of the underlying physics of these phenomena is relatively well established. However, the availability of very high mobility samples has created a new branch to the fundamental Si inversion layer physics which studies the metallic phenomena at low electron concentrations and temperatures. 3 Another interesting branch of Si inversion layer physics has emerged with the silicon-oninsulator ͑SOI͒ technology. SOI has also a large technological and commercial impact due to many advantages and full process compatibility in comparison with the current Sibased technology. 4 As SOI MOSFETs are scaled down the SOI thickness should also be reduced to, e.g., alleviate short channel effects. From a physical point of view the utilization of very thin SOI in MOSFET devices changes the confinement of the carriers because the electron gas is sandwiched between the gate oxide and buried oxide ͑BOX͒ layers. 5 In addition, the proximity of the BOX layer is expected to alter the scattering phenomena. Some experimental and theoretical work has already been reported on the effective room temperature mobility in extremely thin SOI MOSFETs. [6] [7] [8] [9] In this letter we report on fabrication and detailed low temperature Hall mobility measurements of extremely thin SOI MOSFETs.
SOI MOSFET Hall bars with a 100ϫ1900 m 2 channel dimensions and a 400 m voltage probe distance were fabricated on commercially available 100 mm unibond ͑100͒ SOI wafers produced by smart-cut process. 10 The nominal SOI film thickness was 340 nm and the buried oxide was 400 nm thick. The initial acceptor ͑boron͒ concentration of the SOI was ϳ10 15 cm Ϫ3 . A large scale variation of ϳ5 nm of the SOI film thickness was already observable across the wafer before any process steps. The thickness fluctuation is probably due to the chemical-mechanical polishing step used in the smart-cut process. 10 This intrinsic large scale nonuniformity enables us to study the electronic properties of devices with slightly different channel thicknesses.
First, the SOI film was thinned by thermal oxidation and oxide stripping to a thickness of 180 nm. Then half of the wafer was covered by silicon nitride and the other half was further thinned utilizing local oxidation of silicon ͑LOCOS͒. A second LOCOS step was performed to locally reduce the thickness of the Hall bar channels. The Hall bar mesas were patterned by UV lithography and dry etching. After implanting the contact areas, a 41-nm-thick gate oxide was grown, followed by deposition of 250-nm-thick polysilicon gate. Finally, after patterning the Al bonding pads, the samples were annealed in H 2 /N 2 ambient at 425°C for 30 min. The process resulted in two sets of devices on the same wafer with channel thicknesses ranging from 10 to 15 nm and from 56 to 61 nm, respectively.
Prior to growth of the gate oxide we mapped the SOI film thickness (t SOI,0 ) by fitting theoretical reflectance to experimental scanning reflectance in a 480-800 nm wavelength range ͑ϳ15 m spot diameter͒. Each point of the film thickness data represented on the left vertical axis in Fig.  1͑a͒ was measured with this procedure from the middle of the Hall bars. The final SOI film thickness (t SOI ) can be calculated from t SOI,0 and gate oxide thickness, but to avoid possible systematic errors we fixed t SOI ͓right vertical axis in Fig. 1͑a͔͒ by performing a high-resolution-transmissionelectron-microscopy ͑HRTEM͒ analysis on one of the Hall bars. Figure 1͑b͒ shows a cross-sectional HRTEM image of this device and from the figure we determined that final SOI thickness of the device is t SOI Ϸ13 nm. The TEM analysis also showed that the SOI film is highly uniform ͑on a scale of few 100 m͒ and free from defects.
Electronic properties of the SOI MOSFETs were characterized by low field Hall mobility measurements in the magnetic field range of Ϯ0.25 T at temperature of 4.2 K. Gate and source-drain biasing, and Hall and longitudinal voltage measurement were performed with Agilent 4156 C precision semiconductor parameter analyzer. The bias heating was always kept clearly below 0.8 nW. Differential buffer amplifiers were used for Hall and longitudinal voltages. DC offsets were systematically removed from the data by applying at least four different source-drain bias values for each gate voltage ͑electron density͒ value. Figure 2͑a͒ shows experimental mobility versus carrier density N measured from six different devices on the wafer. The carrier density range in the figure corresponds to 0-8 V gate voltage range. The largest observed peak mobility p Ϸ1.9 m 2 /V s. This value is a signature of high quality and in the range of ''high mobility MOSFETs.'' 3 Figure 2͑b͒ presents p vs t SOI obtained from nine different devices.
All devices behave qualitatively similarly. They show the typical MOSFET behavior where the mobility first increases at low carrier density ͑LCD͒, reaches a maximum value and then decreases at high carrier density ͑HCD͒. This behavior can be addressed to well known elastic scattering mechanisms: Coulomb scattering that is most effective at LCD and Si-SiO 2 interface roughness scattering that is most effective at HCD. 1 The mobility of the devices shows clear quantitative difference at LCD: the devices from the side of the wafer that was thinned by the first LOCOS (t SOI Ͻ15 nm) have substantially smaller LCD mobility than the ones on the thicker side (t SOI Ͼ56 nm). Moreover, there are differences in the LCD mobilities among the thin devices. The general trend is that the thinner the SOI film, the lower the LCD mobility and p , whereas the mobility of all thick devices more or less coincides in the whole studied carrier density range.
The SOI film thickness in the thick devices is clearly much larger than the width of the inversion layer and, therefore, the small SOI thickness variations do not affect the mobility and these devices resemble bulk MOSFETs. However, in the thin devices the situation is the opposite and the observed mobility degradation can be interpreted to be due to increased scattering that arises from the interface and charges of the BOX layer. To support this interpretation we have calculated the electron wave functions ⌿ and distribution n(z) in the SOI layer by solving Schrödinger and Poisson equations self-consistently ͑full analysis of the mobility will be reported elsewhere͒. The calculations were performed for 12 subbands. However, the occupation for those other than the first subband is below 4% in the explored carrier density range at 4.2 K. We did not take into account image charge and exchange-correlation contributions. Figure 3 shows 
FIG. 2. ͑a͒
Mobility as a function of ͑Hall͒ carrier density for six different Hall bar devices. The SOI film thickness of each device is given in the legend after sample identifier. ͑b͒ Peak mobility p as a function of SOI film thickness t SOI . The data are obtained from the data represented in ͑a͒ together with similar mobility data of three other devices, which are omitted from ͑a͒ for the sake of clarity. The dot-dash line is the average peak mobility value (1.89 m 2 /V s) of the thick film devices. The dashed line is a guide for the eye. The inset shows the data in tabulated form. Y ͑in mm͒ refers to the Y coordinate in Fig. 1͑a͒. normalized spatial fractions f ϭ͐ zѤt SOI /2 n(z)dz/N ͓N ϭ͐ Ϫϱ ϩϱ n(z)dz͔ as a function of N and wave functions ͑the inset͒ of the first 2D subband at two different carrier concentrations for a 12-nm-thick device. The fractions describe how a large portion of the electron gas occupies the half of the SOI film next to the gate oxide where zϽt SOI /2 and the half next to BOX where zϾt SOI /2. As expected, a finite portion of the electron gas resides next to BOX at LCD for such a thin device. This can be seen more clearly from the wave function at Nϭ7.2ϫ10 15 m Ϫ2 shown in the inset. The wave function has clearly a finite magnitude and slope close to the BOX. Thus, at LCD we are no longer dealing with a simple inversion layer but an asymmetric SOI quantum well where the electrons are confined by the gate oxide and BOX. This intimate contact with the BOX naturally increases the scattering. At Nϭ2.8ϫ10 16 m Ϫ2 the magnitude and the slope of ⌿ close to BOX are practically zero and also f with z Ͼt SOI /2 is negligible. Thus, at HCD the electron gas is pulled away from the BOX starting to resemble a bulk MOSFET inversion layer and the mobility is expected to coincide with the devices with thick SOI channel. This is exactly what is seen in Fig. 2͑a͒ where the mobility of all devices coincides above Nϳ2.5ϫ10 16 m Ϫ2 .
In summary, we have reported on fabrication, structural analysis and low temperature mobility properties of two sets of SOI MOSFETs with SOI layer thickness in ranges 10-15 nm and 56 -61 nm. The 4.2 K peak mobility for all of the thicker devices was found to be approximately 1.9 m 2 /V s. The thinner devices showed clear mobility degradation at low electron densities where the mobility was also observed to be the lower the thinner the SOI film was. The peak mobilities of these devices were found to be in the range of 1.35-1.57 m 2 /V s. As the batch of devices fabricated in this work includes both thick and ultrathin devices on the same wafer it provides a valuable testing method of transport theories in ultrathin SOI MOSFETs. Quantitative calculations of low temperature mobility in ultrathin SOI do not yet exist. However, by performing self-consistent quantum mechanical numerical simulations we showed that the thinner devices are indeed in the limit where the electrons ͑at low electron concentrations͒ are strongly confined by the quantum well defined by gate oxide and buried oxide interfaces. The intimate contact with the electrons and the buried oxide was interpreted to lead to the measured mobility degradation.
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